RC0VFP programming
This course explains how to use VFP instructions to boost multimedia algorithms
Objectives
|
|||||||||
- Knowledge of 4T / V5TE instruction set.
- Theoretical course
- PDF material in English (printed for face-to-face); online over Teams.
- Trainer assistance throughout.
- Each session starts with a trainee check-in.
- Any embedded systems engineer or technician with the above prerequisites.
- Prerequisites are checked before the training.
- Progress is assessed by quizzes at the end of sections.
- Each trainee receives a completion certificate.
- If a prerequisite gap appears, alternative or additional training is offered.
Course Outline
- Floating point number coding
- Denormalized numbers
- NaN utilization
- Rounding modess
- VFP FPEXC register
- Register bank, D registers, S registers
- Instruction coding, either ARM or Thumb-2
- Related system registers
- Alignment issues
- Context switching
- Length / Stride combinations
- Scalar operations
- Vector operations
- Mixed operations
- Addressing modes
- Floating point load / store
- Floating point load / store multiple
- Processor acceleration mechanisms: store merging buffers
- Add / subtract / absolute value instructions
- Multiply and multiply accumulate instructions
- Divide instruction
- Square root instruction
- Compare instructions
- Integer to FP and FP to convert instructions
- FIR filter
- Converting the scalar algorithm into a vector algorithm
- Finding the VFP instructions to encode the vector algorithm
- Optimizing the code
- FFT (DFT)
- Converting the scalar algorithm into a vector algorithm, understanding how circle properties can be used to process 4 angles concurrently
- Finding the VFP instructions to encode the vector algorithm
- Optimizing the code
More
To book a training session or for more information, please contact us on info@ac6-training.com.
Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.
You can also fill and send us the registration form
This course can be provided either remotely, in our Paris training center or worldwide on your premises.
Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.
Last update of course schedule: 27 June 2026
Booking one of our trainings is subject to our General Terms of Sales
Related Courses
AAA
ARM Cortex-A and R Architecture (v7/v8)
AAM
ARM Cortex-M Architecture (v7/v8)
RA0
Cortex-A5 implementation
RA1
Cortex-A8 implementation
RA2
Cortex-A9 implementation
RA3
Cortex-A15 implementation
RA4
Cortex-A7 implementation
RA5
Cortex-A17 implementation
RA6
CORTEX-A57 implementation, ARM Architecture V8
RA7
CORTEX-A53 implementation, ARM Architecture V8
RA8
CORTEX-A72 implementation, ARM Architecture V8
RA9
CORTEX-A73 implementation, ARM Architecture V8
RC1
NEON-v7 programming
RC2
NEON-v8 programming
RI0
AXI3 / AXI4 INTERCONNECT
RM0
Cortex-M0 / Cortex-M0+ implementation
RM1
Cortex-M1 implementation
RM2
Cortex-M3 implementation
RM3
Cortex-M4 / Cortex-M4F implementation
RM4
Cortex-M7 implementation
RM5
Cortex-M33 Implementation
RR0
Cortex-R4 implementation
RR1
Cortex-R5 implementation
RR2
Cortex-R7 implementation
RR3
ARM Cortex-R52/R52+ Implementation and software design