HX2
Xilinx - Spartan-6 / Virtex-6 Integrated PCI Express Block
This course covers the implementation of the Xilinx PCIe block.
Objectives
|
||||||
- Good knowledge of PCIe gen2 protocol, see our course reference IC4 - PCI Express 3.0 course
- Good knowledge of VHDL.
- Experience with simulation tools such as Mentor Graphics ModelSim.
-
Basic knowledge of Xilinx ISE software.
- Theoretical course
- PDF material in English (printed for face-to-face); online over Teams.
- Trainer assistance throughout.
- Each session starts with a trainee check-in.
- Any embedded systems engineer or technician with the above prerequisites.
- Prerequisites are checked before the course starts, against the prerequisites published on this page.
- Throughout the course, learning is assessed continuously: end-of-section quizzes and direct observation by the trainer.
- At the end of the course, each participant receives a training completion certificate.
Course Outline
- Introduction to PCI Express
- Transactions types and categories
- Address Space Map and Configuration Space
- PCI type0 basics, PCI express capability structure
- Selecting link speed and width
- Address decoding logic, BAR registers setting
- TLP buffer sizing
- Power management configuration
- Optional capability structures
- Identifying simulation points
- Simulation Methods
- Building TestBench
- Clocking and reset
- Common Transaction Interface Signals
- Cut-through vs Store & Forward operation
- Migrating to the integrated block for PCI Express v2.x from v1.x
- AXI interface signals description
- Managing control flow information to optimize the user logic
- PIO example description
- Endpoint application and PCI Express core connection
- Local Link or AXI interface
- Accessing configuration space from user logic
- Chipscope Pro Description
- Compliance Testing
- Tracking the transitions in the LTSSM (Virtex-6)
- Dynamic reconfiguration (Virtex-6)
- PCIe Error management, related registers
- Introduction to legacy interrupts, MSI and MSI-X
- Collaborating with PCIe block to generate error messages
- Triggering interrupts, MSI or MSI-X from user logic
- Explaining the benefits of MSI / MSI-X with respect to legacy interrupts
More
To book a training session or for more information, please contact us on info@ac6-training.com.
Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.
You can also fill and send us the registration form
This course can be provided either remotely, in our Paris training center or worldwide on your premises.
Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.
Last update of course schedule: 27 June 2026
Booking one of our trainings is subject to our General Terms of Sales
On the same topic:
Yocto or Buildroot: how to choose for your embedded Linux project
Related Courses
ALT1
CYCLONE-V CORTEX-A9 HARD PROCESSOR SYSTEM
ALT2
FPGA Nios (Nios II / Nios V) implementation
H1
Lattice Mico32 FPGA embedded processor
H2
Lattice Diamond
HX4
AMD (Xilinx) - Microblaze implementation
HX5
AMD Zynq All Programmable SoC: Hardware and Software Design
MSP
Microchip SmartFusion2 Programming
RV1
RISC-V Architecture
U1
SystemVerilog
U2
UVM
V0
Programmable components fundamentals
V1
VHDL Language Basics
V2
Advanced VHDL for FPGA
V3
Design with SystemC
V4
FPGA Optimization