+ +
- -
Systèmes d'Exploitation
Calendrier  Détails
Programmation
 
Calendrier  Détails
Processeurs ARM
 
Calendrier  Détails
Processeurs PowerPC
 
 
 
 
Calendrier  Détails
Communications
 
Calendrier  Détails
+ +
> >
- -

 
ac6 >> ac6-formation >> Communications >> Network >> MARVELL 88E6061/6061B/6031 Ethernet switches Télécharger le catalogue Télécharger la page Ecrivez nous Version imprimable

NS1 MARVELL 88E6061/6061B/6031 Ethernet switches

This course covers Marvell Link Street 100 Mbps Soho switches

formateur
Objectives
  • Providing the basic knowledge on 802.3 and 802.1.
  • Understanding the parameters that determine the QoS.
  • Implementing the Dynamic Queue Limit architecture.
  • Description of the Address Lookup engine.
  • Clarifying the bridge loop prevention mechanism.
  • Becoming familiar with the API defined by Marvell.

  • This course has been delivered several times to companies involved in the design of embedded equipments.
Practical labs using the Marvell GUI allow attendees to understand the various operation modes offered by this class of switch devices.
A more detailed course description is available on request at formation@ac6-formation.com
Prerequisites

100 Mbps ETHERNET BASICS
  • MAC layer
  • PHY layer
  • Auto-negotiation
802.1Q BASICS
  • Spanning tree
  • VLAN tag
  • Management functions
  • Automatic address learning
  • Handling multicasts, GVRP
INTRODUCTION TO 88E6061 SWITCHES
  • Block diagram
  • Application examples
  • Software architecture
SWITCH CORE FUNCTIONAL DESCRIPTION
  • Architecture, embedded memory
  • Operation of the integrated MACs
  • IGMP snooping
  • Ingress policy
  • Queue controller
  • Egress policy
  • Spanning tree support
  • Handling of management frames
PHY INTERFACE
  • Transmit PCS and PMA
  • Receive PCS and PMA
  • Far End Fault indication
  • Auto MDI/MDIX crossover
  • Accessing PHY registers, MDC/MDIO interface
  • Register description
  • Auto-configuration
SOFTWARE ARCHITECTURE
  • Multi-layer architecture
  • Source code organization
  • Platform specific routines
  • SMI interface functions
  • Semaphore related routines
  • Accessing global registers
  • API layer