



## **FPQC - MPC8560 implementation**

**This course covers PowerQUICC III devices, including MPC8560**

### **Objectives**

- The course details the internal data path, particularly the Ocean crossbar that interconnects e500, RapidIO, DDR SDRAM, PCI and external bus.
- Cache coherency protocol is introduced in increasing depth.
- The course describes both hardware and software implementation of gigabit Ethernet controllers.
- The MCC superchanneling is examined.
- The ATM traffic shaper is viewed in detail.
- A long introduction to DDR SDRAM operation is done before studying the DDR SDRAM controller.
- An in-depth description of the RapidIO port and the PCI-X port is performed.
  
- This course has been delivered several times to companies developing telecom infrastructure equipments.
  
- ACSYS has developed an optimized SPE based FFT coded in assembler language.
- Performance for 1024 complex floating point single precision samples is:
  - - 91\_386 core clock cycles without reverse ordering, 94\_124 with reverse ordering
- Performance for 4096 complex floating point single precision samples is:
  - - 470\_778 core clock cycles without reverse ordering, 511\_227 with reverse ordering
  - for any information contact [guillaume.peron@ac6.fr](mailto:guillaume.peron@ac6.fr)

*A lot of programming examples have been developed by ACSYS to explain the boot sequence and the operation of complex peripherals, such as Gigabit Ethernet.*

*-They have been developed with Diab Data compiler and are executed with Lauterbach Trace32 debugger.*

*A more detailed course description is available on request at [info@ac6-training.com](mailto:info@ac6-training.com)*

### **Prerequisites and related courses**

- Experience of a 32 bit processor or DSP is mandatory.
- The knowledge of the following interconnect standards may be required:
  - RapidIO see our course reference [IC5](#)
  - PCI-X, see our course reference [IC3](#)
  - Gigabit Ethernet, see our course reference [N1](#)

## Plan

### **INTRODUCTION TO THE MPC8560**

- Internal data path, OCEAN switch fabric, packet reordering
- Address map, ATMU
- Local vs external address spaces, inbound and outbound address decoding
- Accessing CCSR memory from external master

### **THE e500 CORE**

- The instruction pipeline
- Dynamic branch prediction
- The first level MMU and the second level MMU
- Process protection
- The L1 caches
- Level 2 cache
- e500 coherency module
- Load store unit, data buffering between LSU and CCB
- Signal Processing APU (SPU)
- PowerPC EABI
- Book E exception handling
- Power management
- JTAG emulation

### **RESET, CLOCKING AND INITIALIZATION**

- Platform clock
- Power-on reset sequence, use of the I2C interface to access serial ROM
- Boot page translation

### **THE DDR-SDRAM CONTROLLER**

- DDR-SDRAM operation : a 128-Mbits DDR-SDRAM from Micron is used as an example
- Jedec specification basics, mode register initialization, bank selection and precharge
- Command truth table
- Bank activation, read, write and precharge timing diagrams, page mode
- DDR-SDRAM controller introduction
- Initial configuration following Power-on-Reset
- Address decode
- Timing parameters programming
- Initialization routine

### **LOCAL BUS CONTROLLER**

- Multiplexed 32-bit address and data transfers
- Burst support
- Dynamic bus sizing
- GPCM, UPMs and SDR SDRAM states machines

### **RapidIO INTERFACE UNIT**

- 8-pin parallel interface, LVDS signalling
- Packet pacing support at the physical layer

- Atomic operations
- RapidIO compliant message unit

### **PCI/PCI-X FUNCTIONAL UNITS**

- Data flows : Read prefetch and write posting FIFOs
- Inbound transactions handling, outbound transactions handling in both modes
- Support of multiple split transactions in PCI-X mode
- PCI-to-memory and memory-to-PCI streaming

### **LOW SPEED PERIPHERALS**

- Programmable Interrupt Controller
- Interrupt nesting
- Description of the 4 timers / counters
- Message interrupts
- I2C controller

### **THE THREE-SPEED ETHERNET CONTROLLERS TSECs**

- Physical interfaces : GMII, MII, TBI or RGMII
- Buffer descriptor management
- Layer 2 acceleration accept or reject on address or pattern match
- 256-entry hash table for unicast and multicast
- Direct queuing of four flows

### **INTEGRATED DMA CONTROLLER**

- Priority between the 4 channels
- Scatter / gathering
- Selectable hardware enforced coherency

### **INTRODUCTION TO CPM**

- CP operation : peripheral prioritization
- Command register
- DPRAM organization
- IDMA vs SDMA

### **THE SERIAL INTERFACE**

- · NMSI versus TDM
- MCC connection to SI
- Baud rate generators
- Communication initialization sequence
- Buffer descriptor ring allocation in DPRAM
- Buffer chaining

### **THE MULTI CHANNEL CONTROLLERS**

- DPRAM organization
- Time slot vs logic channel
- Super channels
- HDLC channel parameters
- Interrupt queues

## THE SERIAL COMMUNICATION CONTROLLERS

- Data encoding /decoding selection
- Hardware flow management
- HDLC on SCC
- Ethernet on SCC : address recognition, hash table programming

## FAST ETHERNET CONTROLLER

- 802.3u basics
- MII interface
- Hash tables utility
- Parameter RAM description

## ATM BASICS

- ATM benefit compared to X.25 or ISDN
- UNI and NNI network interfaces
- Cell format
- Virtual connection
- Layer model
- AAL1 layer : circuit emulation
- AAL3/4 : used by the service providers
- AAL5 : packet transfer
- Connection establishment

## ATM TRAFFIC MANAGEMENT

- The 5 service classes defined by the ATM forum : CBR, VBRrt, VBRnrt, UBR, ABR
- The QoS ATM attributes : PCR/CDVT, CLR, CTD/CDV
- Traffic policy
- Traffic shaping

## THE MPC826X ATM CONTROLLER

- Utopia 2 hardware interface : multi-PHY control
- APC unit : schedule tables, GCRA algorithm for VBR traffic
- VCI/VPI of incoming cells lookup
- Performance monitoring
- ATM controller parameter RAM description
- RxBD and TxBD format according to the adaptation layer
- Interrupts queue

## Renseignements pratiques

**Duration : 5 days**  
**Cost : 2100 € HT**



SARL au capital de 15400€ - SIRET 449 597 103 00026 - RCS Nanterre - NAF 722C - Centre de Formation : 19, rue Pierre Curie - 92400 Courbevoie  
Siège social et administration : 21, rue Pierre Curie - 92400 Courbevoie - Tél. 01 41 16 80 10 - Fax. 01 41 16 07 78

Last site update: Mon 21 May 2012 17:28:46 CEST

<http://www.ac6-formation.com/>