



FPGAs & ASICs

Programmation et mise en oeuvre d'électronique programmable

La réalisation de systèmes embarqués combine de plus en plus de l'électronique programmable et du logiciel. Ces deux composantes du système contribuent de façon critique au bon fonctionnement du système et doivent être conçues et maîtrisées non seulement séparément mais également dans leurs interactions. **ac6-formation** propose des formations pratiques pour vous permettre de maîtriser la mise en oeuvre de composants de logique programmable et leur interactions avec la composante logicielle de vos systèmes.

You can see detailed course descriptions of the various trainings by using the above navigation bar. You can also click on course identifiers in the following course briefs hereafter.

Cours principaux

H1 - Lattice Mico32 FPGA embedded processor Implementing and programming a processor core in an FPGA
More and more embedded applications are based on high-capacity FPGA, and integrating software requires installing a processor in the FPGA. However, this architecture has a number of specificities, both in terms of hardware architecture and programming. This training covers the entire process of installing a processor and programming it, either directly or with an embedded OS. The practical exercises will be done on a Lattice Semiconductor FPGA with a Mico32 embedded CPU running micrium uC/OSII or uClinux.

H2 - Lattice ispLEVER Mastering ispLEVER for FPGA optimisation and debug
Programming tools for FPGAs are complex environments, supporting many different tasks. It can be difficult to use them optimally and to maximize their usefulness. This course will enable you to master the Lattice Semiconductor ispLEVER toolset to program, simulate and debug your FPGA either in VHDL, Verilog or in mixing both languages.

H3 - Xilinx - Virtex-5 FXT Embedded Processor Block This course covers the parameterizing of the Embedded Processor Block present in Virtex-5 FXT Xilinx FPGAs.

H4 - Xilinx - Designing a LogiCore PCI Express system This course covers the implementation of the PCIe Xilinx logicore.

H5 - Xilinx - Designing with Ethernet MAC logicores This course covers the implementation of the Ethernet MAC Xilinx logicores.

H6 - Lattice - PCIe 1.1 x1, x4 IP core This course describes the implementation of the Lattice PCIe core present in ECP2M, ECP3 and SCM FPGA families

V1 - Le langage VHDL Programmation de FPGAs en VHDL

V2 - Design with SystemC System Design and Simulation with SystemC

Embedded electronic systems are more and more complex and designing them more difficult. Thus designing the hardware and the software separately becomes quite impractical. The SystemC language has been designed to design and simulate entire systems, both the hardware and software parts, even before its partitioning.

Autres cours

C7 - UML-RT UML et SysML pour l'ingénierie système et le temps réel



SARL au capital de 15400€ - SIRET 449 597 103 00026 - RCS Nanterre - NAF 722C - Centre de Formation : 19, rue Pierre Curie - 92400 Courbevoie
Siège social et administration : 21, rue Pierre Curie - 92400 Courbevoie - Tél. 01 41 16 80 10 - Fax. 01 41 16 07 78

Last site update: Wed 28 Jul 2010 06:23:11 PM CEST

<http://www.ac6-formation.com/ac6-formation/ac6-formation/>