



## RA7 - CORTEX-A53 implementation, ARM Architecture V8

*This course covers the Cortex-A53 and AARCH64*

### OBJECTIVES

- This course aims to highlight the new features offered by the V8 architecture.
- It has been developed for engineers developing low level software.
- First, an overview of Cortex-A53 is provided, to highlight the differences between a Cortex-A15/Cortex-A7 hardware platform based on CCI-400 and a Cortex-A57/Cortex-A53 hardware platform based on CCN-504.
- The new exception mechanism is described.
- The enhancements regarding the LPAE are detailed.
- New A64 assembler instructions are explained through practical examples.
- The AAPCS64 is also covered.
- The course also details the new debug ARM V8 features.
- Cortex-A53 hardware implementation is explained, particularly the low power states.

A more detailed course description is available on request at [training@ac6-training.com](mailto:training@ac6-training.com)

### PREREQUISITES AND RELATED COURSES

- Knowledge of ARM Architecture V7 is mandatory, particularly the LPAE.

### OVERVIEW OF CORTEX-A53

- Memory interface that implements either an ACE or CHI interface
- Coherent interface, studying examples of hardware coherency within a Cluster and between Clusters
- SoC architecture based on CCN-504 interconnect

### Course Environment

- Theoretical course
  - PDF course material (in English) supplemented by a printed version for face-to-face courses.
  - Online courses are dispensed using the Teams video-conferencing system.
  - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

### Target Audience

- Any embedded systems engineer or technician with the above prerequisites.

# Course Outline

## INTRODUCTION TO ARM ARCHITECTURE V8

- Enhancement with regard to AArchv7
- Register mapping between A32/T32 and A64
- Mapping of AArch64 System registers to the AArch32 System registers

## ARMv8 EXCEPTION

- Four exception levels
- Exception Link Registers
- Register banking by exception level based on a new exception model
- Nesting on the same exception level
- Exception type and exception origin
- Syndrome registers used to provide a status information to the exception handler
- Exception return instruction

## THE ARMV8-A SECURITY MODEL

- Security model when EL3 is using AArch64
- Trapping to EL3 using AArch64

## INTERPROCESSING

- Managing two types of processes: 64-bit and 32-bit, switching on an exception
- Non secure space organization

## VIRTUALIZATION

- The effect of implementing EL2 on the Exception model
- Virtual interrupts

## INSTRUCTION PIPELINE

- Superscalar operation
- Predicted and non-predicted instructions
- Branch accelerators
- Invalidation and context switches

## MULTICORE

- Synchronization and semaphores
- Shareability memory attributes
- Operation of the global monitor
- Load acquire / Store release instruction pair
- Use of WFE and SEV instructions by spin-locks

## MEMORY ACCESSES

- Mixed-endian support
- Program counter and stack pointer alignment
- Ordering requirements
- Page attributes : Normal or Device
- Shareability and access limitations on the data barrier operations

- Memory barriers

## **ARMv8 MMU SUPPORT**

- LPAE enhancements to adapt to AArch64
- Supporting up to 48 bits of VA per TTBR
- Access permission checking
- Supporting up to 48 bits of IPA and PA spaces
- VM8A v8-64 address translation system
- Memory translation granule size
- Descriptor page table organization, descriptor format
- Hierarchical control of Secure or Non-secure memory accesses
- TLB preload instructions
- TLB maintenance instructions in A64
- Cortex-A53 TLB implementation

## **CACHES**

- Cache hierarchy, Point of Unification, Point of Coherency
- Load non temporal instruction
- Instruction and Data cache maintenance instructions in A64
- Cortex-A53 L1 and L2 memory system

## **A64 NEW INSTRUCTION SET**

- A64 assembly language, regular bit encoding structure
- Instruction aliases
- Branches, function call and return
- Conditional select instructions, avoiding branches
- Load Store instructions, addressing modes
- Arithmetic and logical instructions, CRC calculation instructions
- Instructions for accessing AArch32 Execution environment registers

## **ARM ARCHITECTURE PROCEDURE CALL STANDARD 64-bit**

- General register usage convention
- Stack pointer and frame pointer
- NEON / VFP register usage convention

## **NEON, VFP AND CRYPTOGRAPHIC UNITS**

- New register banking for NEON and VFP
- Mapping of the SIMD and floating-point registers between the Execution states
- Vector formats in AArch64 state
- New SIMD instructions
- Cryptography software support through a new family of instructions

## **GICv3**

- Generic Interrupt Controller CPU interface registers
- Interrupt virtualization
- Interrupt handling to support nesting

## **GENERIC TIMER**

- System counter clock frequency
- Physical and virtual timer count registers
- Physical up-count comparison, down-count value and timer control registers

- Virtual up-count comparison, down-count value and timer control registers

## **LOW POWER STATES**

- Wait for Interrupt and Wait for Event
- Cortex-A53 low power modes
- L2 Wait for Interrupt
- Processor dynamic retention
- Support for power management with multiple power domains
- Dormant mode

## **ARMV8 DEBUG**

- Self-hosted debug
- Debug state instructions
- Linked comparisons for Breakpoint/Watchpoint exception generation
- Software Step exceptions
- Routing debug exceptions
- External debug, cross-triggering
- Embedded Trace Macrocell architecture

## **PERFORMANCE MONITOR**

- Per-function performance monitoring at EL0 level
- Effect of EL3 and EL2 on Performance Monitor
- Event filtering

## **CORTEX-A53 HARDWARE IMPLEMENTATION**

- Clocking
- Resets