



## PG1 - Multicore implementation

*This course tackles multicore implementation issues*

### Objectives

- This course describes the multiple types of multicore implementations : SMP, AMP.
- It details the hardware resources required to support SMP.
- Debug issues are also studied.
  
- ACSYS offers a large set of multicore processor trainings: ARM Cortex-A9MP (reference R6), NXP MPC8641D (reference FC5) and MPC8572E (reference FN10).

A more detailed course description is available on request at [formation@ac6-formation.com](mailto:formation@ac6-formation.com)

### Prerequisites

- Knowledge of high-end processor cores is recommended.

### Course Environment

- Theoretical course
  - PDF course material (in English) supplemented by a printed version for face-to-face courses.
  - Online courses are dispensed using the Teams video-conferencing system.
  - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

### Target Audience

- Any embedded systems engineer or technician with the above prerequisites.

## Course Outline

### MULTIPROCESSING TYPES

- AMP
- SMP
- BMP
- Applications examples (MPC8641D, MPC8572, Virtex-4, Virtex 5)

### HARDWARE REQUIREMENTS

- Exclusive resource management
- MMU page descriptor table, PowerPC tlbsync instruction
- Multi-core interrupt controller
- Inter-Processor Interrupts
- Message passing

### MULTITASK IN MULTI-CORE SYSTEMS

- System booting

- Defining shared resources and non-shared resources
- Assigning a number to each core
- Dispatching tasks to a particular core, static approach, dynamic approach
- I/O management, consequence on driver design

## **CACHE COHERENCY**

- Software coherency (Power instructions dcbz, dcbf, dcbi, icbi)
- Hardware coherency : snooping
- Distinguishing two types of cache enabled area : random access vs sequential access, NUMA model

## **IMPLEMENTING A MULTI-CORE SYSTEM IN A XILINX VIRTEX-4 FX / VIRTEX-5 FXT FPGA**

- PLB basics
- Exclusive resource management, lwarx/stwcx.
- Implementing a multi-core interrupt controller
- Synchronizing time bases
- Is SMP possible in a multi-405 FPGA ?