

Acquire a strong design methodology with the best of VHDL for simulation and synthesis

Objectives

- · Comprehend the various possibilities offered by VHDL language
- Be able to read and test VHDL components
- Understand the logical synthesis notions
- Understand the crucial issue of implementing Finite State Machines (FSMs) in hardware
- Reusing components
- Checking Timings
- The OSVVM and UVVM VHDL verification methodologies

Prerequisites

• Basic knowledge of VHDL, V1 - VHDL Language Basicscourse level

Course Environment

- Theoretical course
 - PDF course material (in English) supplemented by a printed version.
 - o The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- Practical activities
 - Practical activities represent from 40% to 50% of course duration.
 - o Code examples, exercises and solutions
 - o One PC (Linux ou Windows) for the practical activities with, if appropriate, a target board.
 - One PC for two trainees when there are more than 6 trainees.
 - For onsite trainings:
 - An installation and test manual is provided to allow preinstallation of the needed software.
 - The trainer come with target boards if needed during the practical activities (and bring them back at the end of the course).
- Downloadable preconfigured virtual machine for post-course practical activities
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

Target Audience

• Any embedded systems engineer or technician with the above prerequisites.

Evaluation modalities

- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed in two different ways, depending on the course:
 - For courses lending themselves to practical exercises, the results of the exercises are checked by the trainer while, if necessary, helping trainees to carry them out by providing additional details.
 - Quizzes are offered at the end of sections that do not include practical exercises to verifythat the trainees have assimilated the points presented

V2 - Advanced VHDL for FPGA Wednesday 7 May, 2025

- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
 - In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites, in agreement with their company manager if applicable.

Plan

First Day

Finite State Machine (1st part)

- The Finite State Machine Approach
 - Sequential Circuits and State Machines
 - State Transition Diagram
 - Transition Types
 - Moore-to-Mealy Conversion
 - Mealy-to-Moore Conversion
 - Exercises
- Hardware Fundamentals
 - Flip-Flops
 - o Metastability and Synchronizers
 - Pulse Detection
 - Glitches
 - Pipelined Implementations
 - Exercises
 - Hardware Architectures for State Machines
 - Fundamental Design Technique for Moore Machines
 - Fundamental Design Technique for Mealy Machines
 - Moore versus Mealy Time Behavior
 - State Machine Categories and State-Encoding Options
 - Safe State Machines

Finite State Machine (2nd part)

- Design Steps and Classical Mistakes
 - o Classical Problems and Mistakes
 - Design Steps Summary
- Regular State Machines
 - o Architectures for Regular Machines
 - Number of Flip-Flops
 - Exercises
- Timed State Machines
 - Architectures for Timed Machines
 - Timer interpretation
 - Transition Types and Timer Usage
 - Timer Control Strategies
 - Time Behavior of Timed Moore and Mealy Machines
 - Examples of Timed Machines
- Exercise: Designing a burstable RAM controller

Second Day

Design Methodology for Synthesis

- Designing for Synthesis
- Metastability
- Memory Synthesis

- Reset Generation
- Crossing Clock domains

Exercise: Metastability

Timing analysis and constraints

- Timing Closure challenges
- A methodology for successful Timing Closure
- Common Timing Closure Issues
- Static Timing Analysis
- Role of Timing Constraints in STA
- Common Issues in STA
- Delay Calculation versus STA
- Timing Path
- Setup and Hold
- Slack
- On-Chip Variation
- Clock
- Port Delays
- Completing Port Constraints
- False Paths
- Multi Cycle Paths
- Combinational Paths
- Xilinx Extensions
- **Exercise:** Design closure

Exercise: Analyzing and Resolving timing violations

Third Day

Introduction to Open Source VHDL Verification Methodology (OSVVM)

- Overview
- Transaction-Level Modeling
- Constrained Random Test Generation
- Functional Coverage
- Intelligent Coverage Randomization Methodology
- Utilities for Testbench Process Synchronization
- Transcript Files
- Error Logging and Reporting: Alerts and Affirmations

Introduction to Universal VHDL Verification Methodology (UVVM)

- Utility Library
- VVC (VHDL Verification Component) Framework
- BFMs (Bus Functional Models
- OSVVM and UVVM

Vivado Debug

- Vivado Integrated Logic Analyzer (ILA)
- Adding debug nets
- Analyzing debug data
- Resources

V2 - Advanced VHDL for FPGA

Wednesday 7 May, 2025

Renseignements pratiques

Inquiry : 3 days