

H1 - Lattice Mico32 FPGA embedded processor

Implementing and programming a processor core in an FPGA

Goals

- Understand the process of creating a system with an FPGA-embedded processor
 - Assembling the hardware platform
 - Installation of FPGA
 - Programming of application software
 - Final Integration
- Master the particulars of the Open Source MICO32 core:
 - Software architecture
 - Wishbone bus
 - Standard peripherals: UART, Ethernet (10/100/1000) ...
- Learn to program a the platform using Eclipse.
- Discover installing uClinux and micrium uC/OSII on the platform

This course teachs you how to control the creation of a platform using an embedded CPU. All exercises are done on a board with the Lattice ECP2 Open Source MICO32 core; installation and use of Micrium uC/OSII and uClinux will be presented quickly.

Course Environment

- Theoretical course
 - PDF course material (in English) supplemented by a printed version.
 - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

Prerequisite

- Basic understanding of processor architecture
- Good knowledge of VHDL programming (<u>V1 VHDL Language Basics</u>course level)
- Knowledge of embedded programming in C (if possible <u>L2 C language for Embedded MCUs</u>course level)
- For a good understanding of installing uClinux it is desirable to have a basic knowledge of
 - Embedded Linux (see <u>D1 Embedded Linux with Buildroot and Yocto</u>course) to understand the uClinux boot process
 - Linux programming (see D0 Linux user mode programmingcourse) for Linux programming exercises

Target Audience

• Any embedded systems engineer or technician with the above prerequisites.

Evaluation modalities

- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed by quizzes offered at the end of various sections to verify that the trainees have assimilated the points presented
- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
- In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites, in agreement with their company manager if applicable.

H1 - Lattice Mico32 FPGA embedded proce stednesday 24 April, 2024

Plan

<u>First day</u>

Platform development process

- Definition of the platform
 - Creation of the physical architecture of the system
 - Choice of characteristics and design
- VHDL code generation of the platform
- Implementation of the platform
 - Verification of the platform
 - Creation of the bitstream for programming the FPGA
- Programming the platform
 - Choice of software infrastructure
 - Programming in C and assembler

Platform definition with the Mico System Builder

- Selecting core options
 - Caches
 - Interrupt controller
- Memory selection and configuration
 - Internal RAM and ROM
 - External flash, serial and parallel
 - SRAM and external DDRAM
- Choosing and configuring devices
 - GPIOs
 - Timer
 - UART, SPI, I2C
 - Ethernet
 - DMA Controller
- Bus arbitration strategies
 - Private or shared busses
 - Static or dynamic arbitration
- Configuring the platform
 - Connection of peripheral bussesto
 - Connection of peripheral interrupt controllers and DMA
 - Choice of addresses and interrupts
- Checking the consistency of the platform
- VHDL code generation of the platform

Second day

Platform implementation

- Behavioral Simulation
- Using the testbench generated by the MSB
- Synthesis according to the chosen FPGA
 - Definition of inputs / outputs
 - Placement
 - Routing
- After routing simulation
 - Checking timings
 - Control processing speed

- FPGA programming
 - Generating the bitstream
 - Transfer to the target

Platform programming

- C programming
 - The Eclipse-based programming environment
 - Program Runtime Environment
 - Programming and code generation constraints
 - Linker memory definition
- Simulation on the development station
 Using the MICO32 platform simulator
- Transfer to the target
- I ransfer to the targe
- Cross debugging
 - Use of GDB to cross-debug the program on the target

Install and use of micrium uC/OSII

- Installing micrium uC/OSII on the target platform
 - Specific platform requirements for uC/OSII
 - $\circ~$ Configuration uC/OSII to fit the platform
 - Create a simple program
 - Recompile
 - Transfer on the target
 - Cross-debug

Third day

Install and use uClinux

- Installing u-boot on the target
 - Specific platform requirements for u-boot and uClinux
 - Configuring u-boot to fit the platform
 - Recompile u-boot
 - Transfer on the target
 - Auto-test of the platform by u-boot
- Installing uClinux
 - Configure the Linux kernel
 - Choice of boot parameters
- Creation of programs for uClinux
- Compilation under Eclipse for uClinux
 - Cross-debug

Creating custom components

- The Wishbone bus
 - Bus topology and signals
 - Master interfaces
 - Slave interfaces
- Defining custom input/output components
 - Creation of the component VHDL code
 - Integration into the Mico System Builder
 - Creation of a platform including the new component
- Use of custom components in software
 - Creating a program using acomponent
 - Notion of driver

System deployment

- Deployment of bitstreams in SPI flash
 - Using the JTAG port to program the flash
- Deployment of tested code in parallel flash
 - Creation of the flash programming infrastructure
 - Reconfiguration of the application for execution from flash
 - Deployment of an integrated application
 - Deployment of a complete uClinux image

Renseignements pratiques

Duration : 3 days Cost : 2180 € HT