FM3eTPU programming
This course covers eTPU code generation and simulation
|
Objectives
|
|||||||||
- Basic knowledge about microprocessor architecture, hardware timer and assembler instructions and directives.
- Theoretical course
- PDF course material (in English) supplemented by a printed version for face-to-face courses.
- Online courses are dispensed using the Teams video-conferencing system.
- The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed
- Any embedded systems engineer or technician with the above prerequisites.
- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed by quizzes offered at the end of various sections to verify that the trainees have assimilated the points presented
- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
- In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites,in agreement with their company manager if applicable.
Course Outline
- Locating the TPU in different components proposed by NXP
- Objectives of a such approach
- Quick presentation of standard functions
- The various modules and interactions between them
- Micro-engine
- Ram
- Host interface
- Rom
- Channel
- Scheduler
- Features
- Block diagram
- State at Reset
- Configuring a channel
- Transition event
- Match event
- Full default modes study
- Channel link
- Mapping
- The addressing modes
- Timing
- Coherency
- Sources of service requests
- Requests hierarchy
- Preemptivity
- State selection
- VLIW machine
- Instruction format
- Registers list
- Execution unit hardware
- Code condition latch
- Channel selection
- Loop
- Arithmetic instructions
- Multiply and Mac instructions
- Pipeline
- Branch chart
- Conditional branches
- Flush pipe or not
- Repeat capabilities
- Call and return instructions
- Entry table chart
- Scheduler behavior, inner channel priority management
- Entry directive
- Entry points general format
- Sources of service request
- Service requests priority
- Selected state address generation
- Priority scheme
- Threads switch timing
- Taking into consideration other requests
- Access concurrency delay
- This part may be tailored to customers needs during on-site trainings.
- For instance developing a UART function with parity generation / checking can be used to understand all the previous topics.
More
To book a training session or for more information, please contact us on info@ac6-training.com.
Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.
You can also fill and send us the registration form
This course can be provided either remotely, in our Paris training center or worldwide on your premises.
Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.
Last update of course schedule: 25 April 2026
Booking one of our trainings is subject to our General Terms of Sales
Related Courses
FA4
i.MX6 Implementation
FA5
i.MX8m Implementation
FA6
i.MX8 Max Implementation
FCC1
e500mc implementation
FCC2
e5500 implementation
FCC4
e6500 implementation
FCQ1
P101X QorIQ implementation
FCQ10
T1040 QorIQ implementation
FCQ11
P102X QorIQ implementation
FCQ2
P2020 QorIQ implementation
FCQ3
P204X QorIQ implementation
FCQ4
P3041 QorIQ implementation
FCQ5
P4080 QorIQ implementation
FCQ6
P5020 QorIQ implementation
FCQ7
T4240 QorIQ implementation
FCQ8
T1024 QorIQ implementation
FCQ9
T2081 QorIQ implementation
FK1
Kinetis MCU Implementation
FK2
Kinetis KL26z MCU Implementation
FQ1
LS1021A QorIQ implementation
NP1
LPC21XX/LPC22XX microcontroller implementation
NP2
LPC17xx microcontroller implementation