View the site in Français View the site in English (USA) Site displayed in English (GB)
You are here: ac6 > ac6-formation > Interconnect > HDMI 1.3
Download Catalog
Download Catalog
Download as PDF
Download as PDF
Write us
Write us
Printable version
Printable version
 

I8 HDMI 1.3

This course covers the HDMI multimedia interface


formateur
Objectives
bullet_jaune_1 The course describes the architecture of a HDMI source-cable-sink system.
bullet_jaune_1 An introduction to Video and Audio standards is done prior to clarifying how this standards are transported through HDMI.
bullet_jaune_1 The analog interface is studied in detail, particularly the TMDS specification.
bullet_jaune_1 The course clarifies information coding / decoding schemes.
bullet_jaune_1 Content protection mechanisms are also studied.

bullet_jaune_1 This course has been delivered to several companies developing mobile phone chipsets.
A more detailed course description is available on request at info@ac6-formation.com
Prerequisites
bullet_jaune_2 Experience of a digital bus is recommended.

Outline
First day
INTRODUCTION TO HDMI
bullet_jaune_2 Digital link between audio / video source and display or video-projector
bullet_jaune_2 Pinout, source and sink requirements
bullet_jaune_2 Status exchange through VESA DDC channel
bullet_jaune_2 Content protection technology
bullet_jaune_2 Compatibility with Digital Visual Interface [DVI], adapter
bullet_jaune_2 Mechanical specification, connectors Type A, B and C
bullet_jaune_2 Dual link capability
bullet_jaune_2 Maximum possible bit rates
PHYSICAL LAYER
bullet_jaune_2 TMDS character time definition
bullet_jaune_2 Single-ended differential signal, definition of the swing
bullet_jaune_2 Sink clock recovery
bullet_jaune_2 Line termination and equalization
bullet_jaune_2 Source pre-emphasis
bullet_jaune_2 Source and sink TMDS characteristics, eye diagrams
bullet_jaune_2 I2C and CEC signal requirements
bullet_jaune_2 Interface testing (compliance checklist)
bullet_jaune_2 Lecroy QualiPHY HDMI test solution
SIGNALING AND ENCODING
bullet_jaune_2 Clock channel, pixel rate
bullet_jaune_2 Encoder mux
bullet_jaune_2 Leading and trailing guard bands and preamble
bullet_jaune_2 TERC4 data coding scheme
bullet_jaune_2 Video data coding
bullet_jaune_2 Purpose of auxiliary data
bullet_jaune_2 Error correction
bullet_jaune_2 Packet formats
VIDEO STREAMS
bullet_jaune_2 Video standard basics, SDTV, EDTV, HDTV
bullet_jaune_2 Video data coding 24, 30, 36 or 48 bits
bullet_jaune_2 Video control signals HSYNC, VSYNC
bullet_jaune_2 Video data decoding
bullet_jaune_2 Video format timing specification
bullet_jaune_2 Color depth requirements
bullet_jaune_2 Gamut-related metadata
Second day
AUDIO STREAMS
bullet_jaune_2 Audio basics, L-PCM coding, IEC standards
bullet_jaune_2 Audio sample clock capture and regeneration, N and CTS parameters
bullet_jaune_2 Using a CEC feedback channel to adjust the clock in the Source device
bullet_jaune_2 Audio, video synchronization
bullet_jaune_2 Audio data packetization
bullet_jaune_2 DST usage
CONTROL AND CONFIGURATION
bullet_jaune_2 I2C basics
bullet_jaune_2 The Display Data Channel [DDC] usage during configuration
bullet_jaune_2 VESA enhanced display data channel standard
bullet_jaune_2 Physical address discovery algorithm
bullet_jaune_2 AVI info frame
bullet_jaune_2 Audio info frame
bullet_jaune_2 E-EDID data structure
bullet_jaune_2 CEA extension
bullet_jaune_2 HDMI vendor-specific data block
bullet_jaune_2 DVI / HDMI device discrimination
bullet_jaune_2 Consumer Electronic Control
bullet_jaune_2 CEC command description, remote control, AV-link protocol
CONTENT PROTECTION
bullet_jaune_2 HDCP specification (DRM)
bullet_jaune_2 Authentication of devices
bullet_jaune_2 Computation of shared key
bullet_jaune_2 Multimedia contents encryption
bullet_jaune_2 HDCP over HDMI
bullet_jaune_2 ACP packets